BIOS Boot Hijacking And VMware Vulnerabilities Digging

Sun Bing

taoshaixiaoyao@hotmail.com

POC2007 Seoul Korea

16th Nov 2007


PARTI: BIOS Boot Hijacking

■ In this part, I will disclose a fire-new BIOS Boot hijacking method by using the so-called "Top-Block Swap" mode that is supported by Intel ICHx series south bridge chips. The "Top-Block Swap" mode of ICHx swaps the top block (the Boot Block) in the Firmware Hub (FWH) with another location, which allows for safe update of the Boot Block even if a power failure occurs, however due to a negligence in BIOS designing and coding, it fails to lock down the swap function before handing over the control to operating system once Boot phase successfully completed, which then makes an original security mechanism become a severe security hole, a malicious program can easily exploit this swap function to perform a DOS attacks, which would lead to a Boot failure of the victim computer, or to be even worse it may directly inject a piece of customized codes into the swap block, which enables this codes to gain execution control even before system BIOS and then to compromise the whole system.


Reset Vector

- When creating an address, CPU only need to add the offset to the base address located in the invisible part of segment register, regardless of the current CPU mode - real mode or protected mode, and when switching from real mode to protected mode (or being back to real mode from protected mode), the segment base address, limit and right attribute will not change as long as the corresponding segment register has not been reloaded.
- Right after CPU power-on, the selector value of CS segment register is 0xF000, EIP is 0x0000FFF0, however the base address at that time is 0xFFFF0000, therefore the first instruction address executed by CPU is at 0xFFFFFF0 (a.k.a., Reset Vector) other than 0xFFFF0 that is computed by the real mode method (segment register value left shifts 4 bits then plus the offset), but after the first far jump and CS segment reloading, the base address will be altered.

Dell D620 (NB 1945 + SB 1CH7)



Dell D620 (SB ICH7)



BIOS Memory Address Decoding Map

- Right after machine power-on and the very beginning of the Boot stage, the E_segment (0xE0000~0xEFFFF) and F_segment (0xF0000~0xFFFFF) are not claimed by North Bridge, and all accesses to these ranges are actually forwarded to South Bridge and decoded by Firmware Hub (FWH) until subsequently North Bridge RAM shadowing function will be enabled by BIOS code.
- E_segment/F_segment and their counterparts in High BIOS Area (topmost 2M in the whole accessible 4G physical memory space) are both decoded by FWH into the last two 64k of BIOS ROM chip, so we can say that E_segment and F_segment alias to 0xFFFE0000~0xFFFEFFFF and 0xFFFF0000~0xFFFFFFFF respectively.
- The first instruction that CPU executes upon power-on is at 0xFFFFFF0 (alias to 0xFFFF0 and both are within BIOS ROM chip) where usually a far jump instruction resides (mostly JMP F000:E05B, and after this jump CS base 0xFFFF0000 will get flushed), so the next instruction will be fetched from 0xFE05B (alias to 0xFFFFE05B) which is also decoded into BIOS ROM.

Memory Range Decode Map of ICH7

Memory Decode Ranges from Processor Perspective

Memory Range	Target		
0000 0000h–000D FFFFh 0010 0000h–TOM (Top of Memory)	Main Memory		
000E 0000h-000E FFFFh	Firmware Hub	Bit 6 in Firmware Hub Decode Enable register is set	
000F 0000h-000F FFFFh	Firmware Hub	Bit 7 in Firmware Hub Decode Enable register is set	
FEC0 0000h-FEC0 0100h	I/O APIC inside Intel [®] ICH7		
FED4 0000h-FED4 0FFFh	TPM on LPC	C.	
FFC0 0000h-FFC7 FFFFh FF80 0000h-FF87 FFFFh	Firmware Hub (or PCI) ¹	Bit 8 in Firmware Hub Decode Enable register is set	
FFC8 0000h-FFCF FFFFh FF88 0000h-FF8F FFFFh	Firmware Hub (or PCI) ¹	Bit 9 in Firmware Hub Decode Enable register is set	
FFD0 0000h-FFD7 FFFFh FF90 0000h-FF97 FFFFh	Firmware Hub (or PCI) ¹	Bit 10 in Firmware Hub Decode Enable register is se	
FFD8 0000h-FFDF FFFFh FF98 0000h-FF9F FFFFh	Firmware Hub (or PCI) ¹	Bit 11 in Firmware Hub Decode Enable register is se	
FFED 000h-FFE7 FFFFh FFA0 0000h-FFA7 FFFFh	Firmware Hub (or PCI) ¹	Bit 12 in Firmware Hub Decode Enable register is se	
FFE8 0000h-FFEF FFFFh FFA8 0000h-FFAF FFFFh	Firmware Hub (or PCI) ¹	Bit 13 in Firmware Hub Decode Enable register is se	
FFF0 0000h-FFF7 FFFFh FFB0 0000h-FFB7 FFFFh	Firmware Hub (or PCI) ¹	Bit 14 in Firmware Hub Decode Enable register is se	
FFF8 0000h-FFFF FFFFh FFB8 0000h-FFBF FFFFh	Firmware Hub (or PCI) ¹	Always enabled. The top two, 64 KB blocks of this range can be swapped	
FF70 0000h-FF7F FFFFh FF30 0000h-FF3F FFFFh	Firmware Hub (or PCI) ¹	Bit 3 in Firmware Hub Decode Enable register is set	
FF60 0000h-FF6F FFFFh FF20 0000h-FF2F FFFFh	Firmware Hub (or PCI) ¹	Bit 2 in Firmware Hub Decode Enable register is set	
FF50 0000h-FF5F FFFFh FF10 0000h-FF1F FFFFh	Firmware Hub (or PCI) ¹	Bit 1 in Firmware Hub Decode Enable register is set	
FF40 0000h-FF4F FFFFh FF00 0000h-FF0F FFFFh	Firmware Hub (or PCI) ¹	Bit 0 in Firmware Hub Decode Enable register is set	

The Working Principle of Swap Mode

■ The Intel ICHx series South Bridge (since ICH2) supports a "Top-Block Swap" mode that has the ICHx swap the top block in the Firmware Hub (the Boot Block) with another location, which allows for safe update of the Boot Block even when a power failure occurs. When the "TOP SWAP" Enable bit (BUC.TS) is set, the ICHx will invert the 16th bit of address line A16 for cycles targeting Firmware Hub space, in this way processor accesses to 0xFFFF0000~0xFFFFFFF will be directed to 0xFFFE0000~0xFFFEFFFF in the Firmware Hub, and vice versa, and this bit can only be cleared by a RTCRST# (Real Time Clock Reset Signal). Moreover ICHx also provides a BIOS Interface Lock-Down bit (GCS.BILD) to prevent "TOP_SWAP" bit from being altered, and a Top Swap Status bit (BIOS CNTL. TSS) as well to view the current status of Top Swap bit. One thing should be noticed is that the Swap mode has no effect on accesses below 0xFFFE0000.

Top-Block Swap Enable Bit

BUC—Backed Up Control Register

Offset Address:	3414–3414h	Attribute:	R/W
Default Value:	0000000xb (Desktop Only)	Size:	8-bit
	0000001xb (Mobile Only)		

All bits in this register are in the RTC well and only cleared by RTCRST#.

Bit	Description
7:3	Reserved
2	CPU BIST Enable (CBE) — R/W. This bit is in the resume well and is reset by RSMRST#, but not PLTRST# nor CF9h writes.
	 0 = Disabled. 1 = The INIT# signals will be driven active when CPURST# is active. INIT# and INIT3_3V# will go inactive with the same timings as the other processor I/F signals (hold time after CPURST# inactive).
1	PATA Reset State (PRS) — R/W.
(Mobile Only)	0 = Disabled.
	1 = The reset state of the PATA pins will be driven/tri-state.
1 (Desktop Only)	Reserved
0	Top Swap (TS) — R/W.
	 0 = Intel[®] ICH7 will not invert A16. 1 = ICH7 will invert A16 for cycles going to the BIOS space (but not the feature space) in the FWH.
	If the ICH7 is strapped for Top-Swap (GNT3# is low at rising edge of PWROK), then this bit cannot be cleared by software. The strap jumper should be removed and the system rebooted.

BIOS Interface Lock-Down Bit

GCS-General Control and Status Register

Offset Address:	3410-3413h	Attribute:	R/W, R/WLO
Default Value:	00000yy0h (yy = xx)	0000x0b)Size:	32-bit

Bit	Description		
5	 No Reboot (NR) — R/W. This bit is set when the "No Reboot" strap (SPKR pin on ICH9) is sampled high on PWROK. This bit may be set or cleared by software if the strap is sampled low but may not override the strap when it indicates "No Reboot". 0 = System will reboot upon the second timeout of the TCO timer. 1 = The TCO timer will count down and generate the SMI# on the first timeout, but will not reboot on the second timeout. 		
4	 Alternate Access Mode Enable (AME) — R/W. 0 = Disabled. 1 = Alternate access read only registers can be written, and write only registers can be read. Before entering a low power state, several registers from powered down parts may need to be saved. In the majority of cases, this is not an issue, as 		
	registers have read and write paths. However, several of the ISA compatible registers are either read only or write only. To get data out of write-only registers, and to restore data into read-only registers, the ICH implements an alternate access mode. For a list of these registers see Section 5.13.9.		
3	Shutdown Policy Select (SPS) — R/W. When cleared (default), the ICH9 will drive INIT# in response to the shutdown Vendor Defined Message (VDM). When set to 1, ICH9 will treat the shutdown VDM similar to receiving a CF9h I/O write with data value06h, and will drive PLTRST# active.		
2	 Reserved Page Route (RPR) — R/W. Determines where to send the reserved page registers. These addresses are sent to PCI or LPC for the purpose of generating POST codes. The I/O addresses modified by this field are: 80h, 84h, 85h, 86h, 88h, 8Ch, 8Dh, and 8Eh. 0 = Writes will be forwarded to LPC, shadowed within the ICH, and reads will be returned from the internal shadow 1 = Writes will be forwarded to PCI, shadowed within the ICH, and reads will be returned from the internal shadow. 		
320-4	Note, if some writes are done to LPC/PCI to these I/O ranges, and then this bit is flipped, such that writes will now go to the other interface, the reads will not return what was last written. Shadowing is performed on each interface. The aliases for these registers, at 90h, 94h, 95h, 96h, 98h, 9Ch, 9Dh, and 9Eh, are always decoded to LPC.		
1	Reserved		
0	BIOS Interface Lock-Down (BILD) — R/WLO. 0 = Disabled. 1 = Prevents BUC.TS (offset 3414, bit 0) and GCS.BBS (offset 3410h, bits 11:10) from being changed. This bit can only be written from 0 to 1 once.		

Swap Mode Based BIOS Safe Update Scheme

- This BIOS update scheme is based on the concept that the top block (0xFFFF0000~0xFFFFFFF) is reserved as the "boot" block, and the block immediately below the top block (0xFFFE0000~0xFFFEFFFF, "swap" block) is reserved for doing boot-block updates. The algorithm is:
 - 1. Software copies the top block to the block immediately below the top.
 - 2. Software checks that the copied block is correct. This could be done by performing a checksum calculation.
 - 3. Software sets the TOP_SWAP bit, enable the A16 address bit inversion.
 - 4. Software erases the top block.
 - 5. Software writes the new top block.
 - 6. Software checks the new top block.
 - 7. Software clears the TOP_SWAP bit.
 - 8. Software sets the Top_Swap Lock-Down bit.
- If a power failure occurs at any point after step 3, the system will be able to boot from the copy of the boot block that is stored in the block below the top. This is because the TOP_SWAP bit is backed in the RTC well.

The Exploitation of Swap Mode

Because most BIOS codes fail to lock down the swap function by setting the BIOS Interface Lock-Down bit in ICHx South Bridge before transferring control to operating system after Boot process finished, a malicious program may therefore exploit this security hole to perform a DOS or code injecting attack against the victim host.

Demonstration: View the result of address inversion under Top Swap mode.



Only setting "TOP_SWAP" enable bit but not preparing a proper boot code at the location of backup block (the second 64k block below the top of 4G physical memory space) would lead to a kind of DOS attack which results in the boot failure of the victim computer until having discharged its CMOS, the reason is that once set, the "TOP_SWAP" enable bit will be kept permanently within the RTC register until a signal of RTCRST# asserted.

```
void enable_top_swap()
{
    unsigned long prcba, gcs;
    void *p;
    prcba = retrieve_rcba();
    p = MapPhysicalAddressRange(prcba + 0x3410, 0x10);
    gcs = *(unsigned long*)p;
    // test GCS.BILD bit
    if (!(gcs & 1))
    {
         // not locked, set BUC.TS
         *((unsigned char*)p + 4) |= 1;
    }
    UnmapPhysicalAddressRange(p, 0x10);
    return;
}
```

Code Injecting Attack (1)

We can achieve an easy BIOS Boot Hijacking with the support of "Top-Block Swap" mode: Firstly, try to write (BIOS flashing) our customized codes into the backup block (0xFFFE0000~0xFFFEFFF), and next set the "TOP_SWAP" enable bit (and BILD bit as well), eventually upon the next power-on the first instruction fetched \dot{bv} processor at location 0xFFFFFF0 will be actually redirected to 0xFFFEFFF0, which then gives our customized codes a chance to execute before system BIOS. Comparing with known BIOS execution Hijacking techniques, for example replacing some unneeded procedure(s) in original.tmp or patching the so-called "POST jump table" to include a "jump" into our own procedure, this swap mode based method seems more secret, because the original BIOS entry point is unchanged, and possibly more generic (here the word "generic" means that the Hijacking must be implemented with the precondition of not having the knowledge of the type of Mainboard chipset, BIOS ROM chip, and BIOS image structure etc), if only the backup block is free and not the target of checksum calculating.

Code Injecting Attack (2)

- In practice, there are still some technical problems need to be resolved first with this code injecting attack scheme:
 - The opportunity to perform the customized code flashing into BIOS: It's not a safe and stealthy way to perform flashing in the middle of Windows operating system running stage, instead we may adopt a better solution used by IBM BIOS update utility (DOSBOOT.sys): Hooks the system shutdown function "HalReturnToFirmware" exported by HAL.dll, then switch CPU to the real mode and perform the flashing right before system shutdown.
 - 2. The transition method from "Top-Block Swap" mode to non-"Top-Block Swap" mode: Because usually the BIOS will calculate the checksum of the whole image of itself using the high BIOS address other than the low address aliases, we have to reset the "TOP_SWAP" bit before transferring control to the original BIOS entry point (via RAM as a trampoline), and set it again sometime later in our hook routines to avoid the losing control forever.
 - 3. Customized code's payload: The payload of our customized code is extremely limited because it will be executing before the completion of system initialization, which means no BIOS services can be invoked to interact with VGA and Disk controllers etc, therefore a conceivable solution is to implement something like a self-contained mini-BIOS that has enough knowledge on the underlying hardware it manages, however which is inevitably hardwarespecific and non-portable.

Prevention Countermeasures

- To prevent these kind of abuses (including SMI handler and ATA password security issues) we have discussed so far in this presentation, there are two methods can be applied:
 - For those configuration registers and control commands which have relevant locking mechanisms, a third-party preboot software will be applicable to utilize these mechanisms to freeze the current settings until the next cold boot in case that system BIOS probably hasn't locked them by default.
 - 2. Deploying a Secure Virtual Machine (SVM) based on modern processor's hardware virtualization support to intercept and filter out/emulate those insecure registers configuration or device control operations.

PART II: VMware Vulnerabilities Digging

■ Statement:

This is not a complete and well-written research paper, and I don't plan to disclose any technical detail of VMware Odays I have found so far, my purpose here is just to provide some ideas about client software vulnerabilities digging methods, hope that will be helpful for you.

Agenda:

- 1. VMware Services
- 2. VMware VMX
- 3. VMware Drivers
- 4. VMware Virtual Machine Monitor (VMM)

VMware Services

■ VMware Services:

- > DHCP/NAT Service: vmnetdhcp.exe, vmnat.exe
- > Authorization Service: vmware-authd.exe
- Virtual Mount Manager Extended: vmount2.exe
- ≻ ...
- Recently Known Vulnerabilities:
 CVE-2007-0061: malformed packet, corrupt stack memory.
 CVE-2007-0062: malformed DHCP packet, Integer overflow.
 CVE-2007-0063: malformed DHCP packet, Integer underflow.
 ...

VMware Service Oday Demo

Demonstration:

This is a standard local privilege escalation vulnerability, which can be used to execute ringO codes or access files that normally require higher access rights. Under some circumstances, this security hole can also be exploited remotely, such as from Windows network neighborhood (SMB).

VMware VMX

■ VMware VMX

vmware-vmx.exe, the user mode virtual machine process living in the Host world, which handles VMware backdoor invocation and most devices emulation.

Recently Known Vulnerabilities:

- > CVE-2007-4496: SVGA_CMD_DEFINE_CURSOR handler integer overflow.
- CVE-2007-4497: RPC VMXI_Proxy_Msg subcommand 0x1f handler infinite loop and read access violation.

VMware Backdoor

What is "Backdoor"?

The communication between VMware tools installed in Guest world and VMware VMX running in the Host world is done by accessing a special 1/0 port specific to the VMware virtual machine.

MOV EAX, 564D5868h /* magic number */
MOV EBX, command-specific-parameter
MOV CX, backdoor-command-number
MOV DX, 5658h /* VMware I/O Port */

Complete backdoor commands list <u>http://chitchat.at.infoseek.co.jp/vmware/</u>

Experiment: Analyze the security of PatchSMBIOS backdoor invocation.

VMware VMX Oday Demo

Demonstration:

This is a corrupt memory vulnerability, which can be used by an unprivileged Guest user to crash the VMware VMX process in the Host world or to compromise the Guest OS processes or kernel (possibly escalate its privilege), however due to some restrictions, this vulnerability is only conditionally exploitable.

VMware Drivers

VMware Drivers

- ≻ vmx86.sys
- > vmnet.sys, vmnetadapter.sys, vmnetbridge.sys
- ≻ vmusb.sys
- ≻ ...
- Open source code in Linux
 - > vmmon
 - ➤ vmnet
- Interesting VMX86 IOCTLs that facilitate arbitrary memory manipulation and ring0 code execution:
 - > IOCTL_VMX86_CREATE_VM, IOCTL_VMX86_INIT, IOCTL_VMX86_RUN_VM: a fake crosspage,VMM and VM
 - > IOCTL_VMX86_LOOK_UP_MPN, IOCTL_VMX86_LOCK_PAGE, IOCTL_VMX86_WRITE_PAGE
 - ≻ ...

VMware Virtual Machine Monitor

Where is it?

It resides within VMware VMX (vmware-vmx.exe).

■ How to dump it?

Access unimplemented devices regions, such as the reserved IOAPIC registers, which would make VMM panic and to generate a core dump for analysis.

- VMware VMM security considerations:
 - A parasitical Rootkits hidden within VMware VMM, which gets executed at ringO mode in the Guest world.
 - A feasible way to run ringO code, which can bypass driver signature verification imposed by Vista.

Acknowledgements

- Firstly, I have to say that this paper really refer a lot to the works of many forthgoers in BIOS R&D field, such as the wonderful tutorials by Darmawan, the source codes of Uniflash and LinuxBIOS etc, without their great works, it was impossible for me to complete this paper so smoothly.
- Secondly, I would like to thank my friend Icelord who is the author of BIOS Rootkits <u>lclord</u>. The discussions between us have helped me resolve some problems, and also provided me with many inspirations on technical aspect.
- Finally, once again, let me express my most sincere thanks to all people who make contributions to this presentation!

Thank You For Watching! Question & Discussion Time